AI Accelerator and Custom Hardware

Paper ID	Technical Paper Details
411	REMEDI8: A Declarative, Autonomous Remediation Engine for High-Performance AI Infrastructure Resilience - Annu Jolly, Rashi Motwani, Giorgio Di Guardia, Devendra Ayalasomayajula | Nvidia
174	Transforming Instrument Health Monitoring with AI and Natural Language Interpretation - Dibyajyoti Sahoo,Aswathi Mohan Mullankara, Deepak Kumar | Boeing
177	MIRAI: Multimodal Intelligence via Reflective Agentic AI for enterprise knowledge assistants - Priyadarshini Pai, Subrata Sarkar, Krishna Sumanth Vemuri, Vijaya Kirti Gupta, Garima Srivastava, Venkata Subba Rao Manne | Samsung
476	CTPGenius: Category Theoretic Prompt Graphs for Modular RTL Generation with Large Language Models - Anmol Bhasin | Synopsys
92	Enhancing Debugging Efficiency in Bug Resolution -The Role of AI based Triage Accelerator (TA) - Rashmi G, Amioy Kumar, Ravish Kumar, Aniket Kashyap, Ritu Garg, Shivam, Nishant Kumar, Meghana H K, Vengadesan A | Intel
636	Invited Paper: Financial Info AI Agent: Building a High-Accuracy Agentic Workflow for Investor Relations Analytics - Manasa N Murthy, Tan Yu, Alia Eccles, Vivek S, Meenakshi Madugula, Sidney Knowles, Aaditya Shukla, Alex Stephens, Anbang Xu, Lu An, Ioana Boier, Nishu Gupta, Rama Akkiraju, Satish Guttikonda, Ramprasad Yerneni, Vijay Kumar | Nvidia
261	AI Agent Debug: Transforming Silicon Hardware debug with Machine Learning and GenAI - Trupti Joshi, Nakul CHOUDHARI, Ashwani Kumar, Vishal Bhogade | Intel

Embedded System, Real time Computing and Automotive Electronics

Paper ID	Technical Paper Details
211	The Sub Band-based Randomizer (SBR): A Novel Approach to Balanced Randomization for Vast Configuration Spaces - Mansi Agarwal, Pramod Kumar, Swadesh Verma | Intel
255	Dictionary Learning-Based Methods for Semiconductor Wafer History Data Synthesis - Kavya V, Kumar Balakrishna, Sameera Bharadwaja Hayavadana, Akash Gaurav, Ankit Gupta, Siddhrath Jandial | Samsung
359	Method_to_effectively_manage_Read_Disturbed_blocks_in_Flash_Storage - Kiranmayi Kamalay, Praveen Bademi,Nishchay Malakar,Anantha Sharma,Saurabh Dongre | Samsung
210	Data-driven Approach in Automotive Specification Validation - MOUNITA SAHA, Sourasis Das | Synopsys

Communication, Connectivity, MultiMedia and Digital Twins Design

Paper ID	Technical Paper Details
437	Opportunistic Communication using Intelligent Reflecting Surface for 6G systems - Kanchan Verma, Ankit Dhabriya, Arjun K S, Vamshidhar K, Sarvesha A G | Samsung
190	Deep Learning-Based Optimal Beam Selection for UE Handover in mmWave Systems - sushmita shree, Sridhar Kondabathini, Lalit Pathak, Jayaram Shanbhag, Akhil Panchabhai | Samsung
542	Priority-based Dynamic Power Allocation in Wi-Fi Concurrency Scenarios - Pavithra K, Sonu Akhand, Satyabrata Sahu, Sivagurunathan Senthil Kumar | Samsung

Design Verification and Validation

Paper ID	Technical Paper Details
268	Address Hashing Verification for High Bandwidth Memory stacks: A Mixed-Methodology Approach - Aditi Lotlikar, Savitha Manojna D, Kanika Juneja | AMD
413	The Hidden Flaws: A Debug Tale of Silicon Bugs Masked Across Generations & Lessons Learnt - Ayushi Bapna, Pervez Garg, Satyam Pawar, Arif Mohammed, Sarang Menon, Mohit Rikhari | Texas Instruments
549	Complex GPU Verification and Performance Optimization with Structured Methodology - Amita Trisal, Pushpita Biswas, Shailly Shah, Samiksha Srivastava, Pooja Kankani | Qualcomm
444	Deep Learning for accelerated debugging in Design Verification and Post Silicon Validation of Scandump design - Shreya Joshi, Poonam Shettar, Sanjoy Saha, S Shrinidhi Rao, Alok Kumar, Garima Srivastava | Samsung
415	FailSense: LLM-Augmented Semantic Framework for Automated Root Cause Analysis in SSD Firmware Validation - Aditi Kumari, Adnan Vohra, Pradeep SR | Samsung
285	Real-Number Modeling for Voltage-Aware SoC Verification using UPF IEEE 1801 - ISHA SHARMA, AMIT SINGH| STMICROELECTRONICS PVT. LTD.
74	Advancing SoC Reliability: A Comprehensive Tool for Error Injection and Crash Log Analysis Krishanu Sarma, Samika Datta, Santosh Shankar, Shuvadeep Sarkar | Intel Corporation

VLSI Design, Circuits and Architectures (1)

Paper ID	Technical Paper Details
55	**Matched Placement and Routing using Synchronized Unit Cell Array** - Akshita Bansal, Ashwani Kumar Sanwal | Cadence , Priyanka Madaan | NXP
176	**Efficient Last Level Cache Management Technique To Reduce Memory Overhead** - Rajini Bevara, Siva Nageswara Rao Bandreddy, Vimal Singh, Anil kumar Lamichhane, Sumakanth Reddy Gundla | Qualcomm
258	**MRDIMM: The Next Generation Memory Interface for AI and Datacenter Workloads** - Saheli Koley, Srinu Boddula, Pinkesh Shah | Intel
478	**A Unified Software Repair Solution for Embedded SRAMs with Future Scope for AI/ML Integration** Aparajita Sao, Shubhashri Rane, Prajakta Bidakar | IBM , Jose Martinez, Austen Hall, John Sargis | IBM US
635	**Invited Paper: Building an AI-optimized, cloud-native Supercomputer** - Rossella De Gaetano |IBM
116	**Novel high frequency Flip-Flops in Standard Cell Ips** - SNEHANJALI MAJUMDER, ABHISHEK GHOSH, MALLIKA SINGHAL, MITESH GOYAL, SOMYA AGARWAL | Samsung
465	**PSRR-Aware gm/Id-Based LDO Design with Load-Capacitance and Quiescent-Current Optimization** - Sakshi Arora | IIIT, Bangalore, Manikandan RR | NIT, Tiruchirappalli

VLSI Design, Circuits and Architectures (2)

Paper ID	Technical Paper Details
223	**Effective In-field Test with Autonomous In-System Test Controller for Safety Critical Applications** - Kranthi Kandula, Ramalingam Kolisetti, Shamitha Rao, Jay Agarwal, Harsha Balan | Synopsys
76	**Solenoidal and Planar Coil Design Strategies for Eddy Current Displacement Sensor** - G Pooja | Central Manufacturing Technology Institute
633	**Invited Paper: Low Power Design Challenges and Trade-offs in CMOS Sensor Design** Chandani Anand, Sameer Singh, Prashant G. Rupapara, Madhusudan Govindarajan , Manish Goel | Samsung

Semiconductor Packaging, Integration and System Design

Paper ID	Technical Paper Details
535	**Enabling Multi-fabric Net Tracing: A Step Towards Holistic EDA System Integration** - Shweta Kumari, Tapan Kumar Singh, Rudy Couget, Amit Kumar, Vidhi Bansal, Rohit Kumar | Cadence
350	**Optimized and precise chip 3D surface generation to aid semiconductor fabrication simulations** - Sakshi Virmani, Gaurav Kumar, Sameer Sharma, Siddharth Jandial, Shashank Agashe, Ayush Sharma, Nimbagallu Prasanna Kumar , Harish Rajanna | Samsung
469	**Accelerating DFT Scan Chain Tracing in Complex DFT Architectures by leveraging STA tools : A Time-Efficient STA Methodology** - Nandyala Swetha , Siva Komalesh Nallapati Venkata Subbaiah Nandarapu | Cadence
341	**Storage I/O Profiling of AI Workloads** - Ritisha Gupta, Abhishek Narvaria, Krishna Kanth Reddy | Samsung , Devasena Inupakutika, Charles Lofton | DTC, Samsung